Future State-of-the-Art Electrical Interconnect

نویسنده

  • Byungsub Kim
چکیده

This review intuitively explains the fundamental trade-offs of repeated and equalized electrical interconnects for on-chip networks as referencing counterparts of emerging nanophotonic interconnects in terms of data rate density, energy per bit, and latency. We also review the current stateof-the-art electrical interconnects from literature.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

I-4: Male Fertility Preservation Options, Current State-of-The ART and Future Implications

Background Male infertility management has made significant progress during the past three decades, especially after the introduction of intracytoplasmic sperm injection (ICSI) in 1992. However, many boys and men still suffer from primary testicular failure due to acquired or genetic causes. New and novel treatments are needed to address these issues. Spermatogenesis originates from spermatogon...

متن کامل

Parasitic extraction: current state of the art and future trends

With the increase in circuit performance (higher speeds) and density (smaller feature size) in deep submicrometer (DSM) designs, interconnect parasitic effects are increasingly becoming more important. This paper first surveys the state of the art in parasitic extraction for resistance, capacitance, and inductance. The paper then covers other related issues such as interconnect modeling, model ...

متن کامل

Challenges and Advances in Electrical Interconnect Analysis

A growing need exists for electrical interconnect analysis ( E I A ) fo r chips, packages and printed circuit boards. I n this short tutorial we review key issues regarding EIA for V L S I parasitic circuits. W e give a general introduction of important aspects for technologies with different performances and then we review some issues of concern fo r state of the art high performance chips and...

متن کامل

On-chip optical interconnect for reduced delay uncertainty

Interconnect has become a primary bottleneck in the integrated circuit design process. As CMOS technology is scaled, the design requirements of delay, power, bandwidth, and noise due to the on-chip interconnects have become increasingly stringent. New design challenges are continuously emerging, such as delay uncertainty induced by process and environmental variations. It has become increasingl...

متن کامل

Engineering of Membrane Gas Separation Processes: State of The Art and Prospects

Membrane processes are today one of the key technologies for industrial gas separations and show growing interest for future use in sustainable production systems. Besides materials development, dedicated engineering methods are of major importance for the rigorous and most efficient design of membrane units and systems. Starting from approaches based on simplified hypotheses developed in the 5...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010